Espressif Systems /ESP32-H2 /TWAI0 /INTERRUPT_ENABLE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTERRUPT_ENABLE

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EXT_RECEIVE_INT_ENA)EXT_RECEIVE_INT_ENA 0 (EXT_TRANSMIT_INT_ENA)EXT_TRANSMIT_INT_ENA 0 (EXT_ERR_WARNING_INT_ENA)EXT_ERR_WARNING_INT_ENA 0 (EXT_DATA_OVERRUN_INT_ENA)EXT_DATA_OVERRUN_INT_ENA 0 (ERR_PASSIVE_INT_ENA)ERR_PASSIVE_INT_ENA 0 (ARBITRATION_LOST_INT_ENA)ARBITRATION_LOST_INT_ENA 0 (BUS_ERR_INT_ENA)BUS_ERR_INT_ENA 0 (IDLE_INT_ENA)IDLE_INT_ENA

Description

Interrupt enable register.

Fields

EXT_RECEIVE_INT_ENA

1: enabled, when the receive buffer status is ‘full’ the TWAI controller requests the respective interrupt. 0: disable

EXT_TRANSMIT_INT_ENA

1: enabled, when a message has been successfully transmitted or the transmit buffer is accessible again (e.g. after an abort transmission command), the TWAI controller requests the respective interrupt. 0: disable

EXT_ERR_WARNING_INT_ENA

1: enabled, if the error or bus status change (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable

EXT_DATA_OVERRUN_INT_ENA

1: enabled, if the data overrun status bit is set (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable

ERR_PASSIVE_INT_ENA

1: enabled, if the error status of the TWAI controller changes from error active to error passive or vice versa, the respective interrupt is requested. 0: disable

ARBITRATION_LOST_INT_ENA

1: enabled, if the TWAI controller has lost arbitration, the respective interrupt is requested. 0: disable

BUS_ERR_INT_ENA

1: enabled, if an bus error has been detected, the TWAI controller requests the respective interrupt. 0: disable

IDLE_INT_ENA

1: enabled, if state of TWAI become IDLE, the TWAI controller requests the respective interrupt. 0: disable

Links

() ()